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Three methods for obtaining an auxiliary memory for an SeC-6S0
(Scientific Control Corporation) digital computer are presented.
A logic design is then developed on the basis of using the drum and
write circuits from an available IBM-6S0 digital computer and con-
structing the remaining logic functions. The results of the logic
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The University of Missouri at Rolla computer laboratory pre-
sently has a small general purpose digital computer, an SCC-650.
This computer has a 4,096 word, 12 bit per word memory and a
paper-tape input-output unit. The speed of the paper-tape unit
is 10 charRcters per second.
The small size of the computer memory places a limitation on
the size of program which can be executed quickly at anyone time.
Although additional random access memory banks can be purchased for
the present computer, they are quite expensive, approaching $10,000
for each additional 4,096 words of storage. An additional memory,
even though not of the random access type, would enhance the cap-
abilities of the present machine. An additional feature of such
an auxiliary memory would be to reduce the problem incurred by the
use of a slow paper-tape reader. Blocks of frequently used Infor-
mation, programs or data, could be quickly loaded into the computer's
main memory requiring only tenths of seconds as opposed to several
minutes when the paper-tape reader is used.
Since the SCC-6S0 has a direct memory access (D~ffi) capability,
it would be possible to load the computer memory directly and by-
pass the paper-tape reader. If some auxiliary memory were available
to the computer through the DiYlA channel, large blocks of information
could be quickly loaded into the SCC-6S0 memory. The DMA channel
oper'ates at a maximum rate of 5 X 105 read or write operations per
second. Assl~ing the auxiliary memo~y could ope~ate at a speed of
5 X 10~ read or write operations pe~ second, the entire SCC-6S0
2memory could be loaded or emptied in less than 0.1 second, thus
speeding up the loading process considerably.
An IBM-6S0 digital calculator, which utilizes a magnetic
drum memory and vacuum tubes for active elements, is presently
available for use as the above mentioned auxiliary memory. It is
possible that all or part of the IBM-650 could be used as an a.uxil-
iary memory for the SCC-650 operating through the SCC-6S0's D~~
channel.
Of course, the use of a magnetic drum as secondary or primary
1 2computer memory is not a new concept.' The purpose of this paper
is to evaluate, specifically, the various methods available to mate
the IBM-6S0 drum with the SCC-6S0 digital computer, and to produce
a logic design of the approach which seems most desirable.
One possible solution would be to use as much of the present
IBM-650 system as possible. This would require operation of the
entire IBM-6S0 system, including the power supply. Access to the
IBM-6S0 memory could be obtained through the present switch (manual
input) register. This would require some interfacing between the
IBM-650 and the SCC-6S0, including a conversion in number system
since the IBM-650 represents numbers internally in the biquinary
number system, while the SCC-6S0 utilizes the 2's complement binal'y
munber system.
A second approach would utilize only the drwn and associated
read-write heads from the present IBM-6S0 system. All required
electronics, including head drivers and read circuits, would be
built. Here, conversion of the drum from a two-out-of-five system
3to straigh·t binary would be required, this being primarily re-
wiring.
The tllird and final approach to be considered would be to use
the drum, read-write heads and write circuitl~y from the present
IBM-650 system, while constructing the remaining required. elec-
tronics. Other than the write circuitl'y, the second and third
approaches are primal'ily the same.
4II. APPROACH EVALUATION
The principal reason for considering the use of the entire IBM-
650 system is the time and cost involved. Adapting this system to
the SCC-6S0 would take the least amount of time and would involve
the least expense of the three approaches to be examined. The pri-
mary task required here would be to build level and number system
conversion units between the SeC-6S0 and the IBM-6S0 and to provide
synchronization between the two computers.
There are, however, several major drawbacks to this approach.
There is the fact that the IBM-650 system is a vacuum tube system
which l:'esults in high maintenance requil:'ements, primarily the re-
placement of vacuum tubes. Second, the IBM-650 system occupies two
lal:'ge cabinets of approximately 75 cubic feet each. It should be
noted that both entire cabinets would have to be used. The cir-
cuitl:'y necessary to the operation of the IBH-650 memory is scattered
throughout both cabinets and therefore it would not be practical to
condense the two cabinets into a smaller volume.
Probably, the biggest problem involved with the installation of
this system would be removing the 12 kw of heat produced by the IBM-
650, most of which is dissipated as filament power (approximately
seven kw). In addition to the heat problem, the system produces a
distracting noise level which results from the drum itself and the
blowers within the computer required for cooling. However, the
primary obstacle to this approach is the present non-functional
condition of the computer. Several weeks were spent by the author
in an attempt to place the IBM-6S0 in enough of an operational status
to be able to use the memory alone. As a result of this work, it is
5believed by the author that this task would have to be performed
by someone with a tecltnical knowledge of the IBM-650 system.
At"tempts by other University personnel in the past to place the IBM-
650 in operating condi"tion have also been lU1successful.
The second approach suggested would be to use only the drum
and the read-write heads from the IBM-6S0 system and to con~letely
build the required electronics. An at~iliary memory system con-
structed in this manner would require very little space (approximately
fOUl' cubic feet in addition to the drum itself) compared to the
IBN-6S0 system. Also a considel'able reduction in the amount of heat
generated (approximately one kw in addition to a one-half horsepower
motor required to drive the drum) would be realized. The reduced
generated heat would also requil'\e less forced air cooling resulting
in a reduction of the system noise level. It would be possible to
insulate the drum acoustically from its surroundings, resulting in
a further noise reduction.
On the negative side, the time and expense required in order to
implement this system would be greater than if using the entire IBM-
650 system. A maj or portion of the elec"tronic parts cost \>Joulcl result
from the solid-state design of the write ciI'cuits. The write heads
presently used with the IBM-6S0 drum require a peak current of 300 rna
for 1 ~sec., which result in a 150 volt pulse3 being applied to the
tI'ansistor switch, if used in the configtll'ation shown in Figure 1.













Figure 1. Example of a Transistor ~vrite Circuit
of $7.00 each. Since the drum requires 400 write circuits, $2800
would be required for a single component type. This alone may be
cause for taking yet a different approach.
The third possibility to be considered would be to use the
present write circuits and drum from the IBM-550 and to construct
the remaining required circuitry. This would alleviate the problem
of using high voltage transistors in the write circuits. However,
it would be necessary to provide a buffer between the solid state
circuitry and the vacuum tube write circuits. A write power supply
capable of providing 5 amperes at 250 volts would be required to
provide power to the vaCUl~ tube write circuits based on the assump-
tions on page 8. In addition, h~o other power supplies providing
2 amperes each at 70 volts and -53 volts would be required for biasing
in order to eliminate major write circuit redesign.
Except for an increase in the power required and consequently
the heat produced, the remaining comments which apply to the second
7approach also apply to this approach.
At this point it should be mentioned -that auxiliary memories,
which will perform essentially the required tasks, are commercially
available. One such source, Bryant Computer products4-, has provided
an estimate of $6500 on a drum and read-write circuits for 150,000
bits of storage. This would require the design and construction of
control and interfacing networks. This system i.s also completely
serial and would result in a reduction of write frequency from
5 X 104 opel:'ations per second to less than 2.5 X 103 .operations per
second. Additional verbal quotations from Control Data Corporation
and from Scientific Control Corporation for $60,000 and $22,000
respectively have also been received. Although the last two esti-
mates were for the smallest units these companies manufaci~re, the
storage capacity of each was 16 X IDS bits and 2.64 X 104 bits
respectively.
It is felt that a system constructed on the basis of the avai1-
able IBM-6S0 drum would cost under $1,000 (Appendix C).
Because of the apparent inability to repair the present IBM-
650 system, the first approach will no longer be considered, and a
comparison will be made between the second and third approaches.
Between the remaining choices, the primary factors to be conside~ed
are cost and maintenance. The maintenance required by the third
approach is inherently greater because of some 200 vacuum tubes em-
ployed in the write circuits. However, the initial cost of the
second approach is felt to be prohibitive at this time. Therefore,
the third approach has been selected for the logic design.
8It should be noted tha-t if the parts cost of solid-sta-te write
circuits could be significantly reduced, the second approach would
become practical. The logic design of the second and third approach
would be quite similar.
9III. LOGIC DESIGN
The assumptions for the 10giQ design are as follows: 1) A DMA
controller for the SeC-GSO is available. This device is partially
controllable by the SCC-650. The SCC-6S0 is able to specify the
beginning address in the SCC-GSa memory where information is to be
placed or taken from by the DMA controller and the number of pieces
of information to be transferred. A read or write cycle will also
be speQified by the SeC-6S0 through the DMA controller. Finally,
certain timing information will be supplied by the DMA controller
to the auxiliary memory. 2) The drtun, read-write heads, emil. wl~ite
circuits from the present IBM-6S0 system will he used with the
least amount of modification possible. 3) The basic read-write
concepts of the IBM-6S0 will be retained. 1 .Other methods have been
developed which allow tighter packing of information on the drum and
yet retain high reliability in the readout from the drum. However,
these methods require considerably more circuitry and more sophisti-
cation in their implementation. The present system, on the other
hand, is quite simple and straight forward both in concept and in the
Qircuitry required. ~) Data will be transferred from the SeC-6S0 to
the auxiliary memory and from the auxiliary memory to the SeC-6S0 in
300 word blocKs. Individual words within each·block will not be
addressable. It is felt that since access to the drum is inherently
sequential, overall aQcess time would be reduced by transferring
blocks of programs, subroutines, or data. In addition, the amount
of address decoding is drastically reduced by utilizing only 30
addressable locations as opposed to·9000 (30 addressable locations X
300 words per location = 9000 word capacity).
10
Certain information about the drum and its associated components
must be .ascertained before proceeding further. 5 The read-write head
arrangement on the drum is as shown in Figure 2. Although correspond-
ing heads of each row appear to be aligned) they are? in fact)
sliglltly skewed so there is associated with each head a unique 600-
bit track on the dr~un. Each of the five rows of heads correspond to
a single bit position of the two-out-of-five code used in writing on
the drum by the IBM-650. (The IBM-650 converts from bi~linary in
the machine proper to a two-out-of-five code for storage on the
drum). In the present IBM-6S0 system) all of the zero-write circuits
or all of the one-write circuits of each row are energized) depending
on the particular decimal number to be written. However) only those
circuits which are activated by a coltmm selection circuit actually
write. A column consists of one head from each row. Thus) five
bits are written simultaneously. In the proposed memory system) 13-
bit words (12 information bits plus a parity bit) will be processed.
In order to write all 13 bits simultaneously, certain modifications
to the write circuits will be necessary.
With reference to Figure 2, each row contains ~O heads) making
a total of 200 available heads. This allows 15 groups of heads to
write l3-bit words with five heads to be used as spares. Of the
many configurations possible, the one shown in Figure 3 appears to
reqtlire the least amount of write circuit modification. It should
be noted that the selected grouping pattern repeats itself three
times across the range of write heads, each group containing five
l3-bit word patterns. Hereafter) a pattern refers to an arrangement
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In order to place a l3-bit word on the drum, it must be known
by \l1hich group and pattern the word is to be written.
Each write head is capable of writing in 600 separate bit
positions a~ound the periphery of the ch'um. Therefore, each block
of 300 words, which will be written by the same set of heads, will
take up one-half the circwnfe~(mce of the drLUn. Consequently, each
set of 13 write heads will write on two sectors (one-half of the
drtun circumference). In order to completely specify a block location,
it will be necessary to determine the sector, the group, and the
pa'ttern.To simplify the address decoding, each area (pattern, group,
and sector) address will be decoded separately. Thus, a six-bit
address register is requi}~ed. The least significant bit will specify
the sector, the two next least significant bits the group and the
three most significant bits the pattern.
Since the SCC-6S0 has no way of directly addressing the auxil-
iary memory, the first word sent to the auxiliary memory will be
used as the address of the location where information is to be stored.
MIen the SeC-650 calls for information, it will also be necessary
for the SeC-6SG to first speci,fy the auxiliary memory location of t~e
stored information in the same manner as was used in storing the
information.
In order to eliminate any decoding of the data to be written,
each bit of every pattern is wired in parallel with the correspon-
ding bit of all other patterns. ThUS, all five-bits have the same
value, one or zero, but only the five-bit of the chosen patte~n and
group actually write on the drl~.
The auxiliary memory write se~lence is described in the follow-
ing paragraphs. Table I (in the notation of Bartee)6 lists the
registers and their definitions.
When it is desired to transfer information from the SCC-6Sa to
the auxiliary memory, an instruction is executed by the SCC-6S0 to
turn control of the SeC-6Sa memory over to the DMA controller. The
first operation of the DMA controller is to call, from fixed loca-
tions in the SCC-6S0 memory in the order indicated, three words: a
control word, a word indicating the number of words to be transferr.ed
in the block, and a word indicating the beginning location in the
SCC-GSO memory of the block of data to be transferred. A direct re-
sult of the transmission of the control word to the DMA controller
is that the flip-flop Q, in the auxiliary memory is set which then
initiates the series of transfers on page 18. The control word
also specifies the mode of operation of the DMA controller. A single
bit position indicates whether the transfer of that particular block
will be chained to a subsequent block or will be a single block
transfer. In the single block transfer mode, the DMA controller
relinquishes control to the CPU at the end of the block. However,
if a chained operation is indicated, the three SCC-550 memory loca-
tions immediately following the block of information to be transferred
are interpreted as the three words to initiate yet another block
transfer without turning control over to the CPU. The last block of
a series of chained transfers is indicated by the control word




*B == BO' B1 , ••. ,B12 -
BO through B11 are data bits, B12is a parity bit
*,}:
f 1 (B) :;: B12 (8 PCB)
f 2 (B) == B9, BIO
f 3 (B) == B6 , B7, BS
fl~ (B) - is one when the parity check on register B faj,ls
L(B) = BO' B1 , ,B1I
PCB) is one when there is an even number of ones in LCE) and is
zero otherwise
DMO = DMOO' DM01 , •.. , DMOII
DMI == DMIO' DMII , ... , DMIII
output data lines from the SCC-650
input data lines to the SCC-650
DR = DRO' DRI , DR12 - drum memory,
PT == PTO' PT1 , PT2
G == GO' GI
S == BII
F == BII Sse
P == Po' PI
Y, R, H, F, N, Q, Z, and SC are one-cell registers
*This notation defines B as a 13-cell register with cells
numbered from left to right, zero through twelve.
**This notation indicates a dependent register as defined on
page 19.
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As a result of the control word. in the DMA controller setting
flip-flop Q to one, the first word, which is interpreted by the
interface unit of the auxiliary memory as an address, is received
by the auxiliary memory. Then the auxiliary memory prepares to re-
ceive the data by selecting the proper group, pattern, and sector.
After a short delay, a ready signal (AK=J.) is sent to the Dt-'IA con-
troller indicating ~lat the auxiliary memory is ready to receive
the first data word on the next available SCC-650 memory cycle.
Upon receiving the da·ta word, the parity bit (Bl2) is formed by
combinational logic, the ready signal is raised (AK=O), and the
auxiliary memory writes the previously received data word on the
drwn. The ready signal is again lowered (AK=l) and tile request and
write process is repeated until 299 data words have been transferred.
Should the block contain less than 299 words, the process will be
continued but no data will be received by the auxiliary memory.
After completion of the data transfer, the aUXiliary memory is re-
set and is again ready to execute another read or write cycle.
In order to implemerrt the preceding sequence, certain timing
information must be made availRble. This will be obtained both
from·the drum and from the SCC-650. Timing pulses available from
the drum (Appendj,X A) are: 1) Home pulse (HP), one per revolution.
This is the sta}.'ting point on the drwn to ~vhich all other timing
is referenced. 2) Sector pulse (SP) , DvO per revolution. This
pulse indicates the start of each sector. One of ~lese pulses is
coincident with the HP. 3) Word pulses CAP and CP), 600 per revol-
ution. These pulses mark the word position on tIle drum circl~fer­
ence. 4) Start and end of operation pulses (JP). These pulses are
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used to indicate the s·tart and end of a block-read and block-write
operation. From the above pulses, the actual position of the drum
with respect to the HP can be determined. Timing information can be
placed on the drlUn, thl'ough the use of the present IBM- 65 0, by the
method outlined i.n Appendix B.
Two addi-tional timing pulses from the SCC-650, to and t 2 are
also required. The to pulse is used to initiate the actual trans-
fers to and from the SCC-650. In order to insure that the address
word is settled in -the buffer register, B, a pulse t 2, which occur's
0.5 usee. after a to pulse, is used to gate data from B to the
other registers.
Figure l~ indica·tes the register interconnection necessary to
select a par-ticular group, pattern, and sector. After receiving
the first word, the contents of the address register are decoded
to perform this selection. The buffer register, B, holds each word
as it is received from the SCC-650 until it is required either by
the write circuits or the address register. The mod-four C01.U1ter,
P, which is incremented by JP. and zeroed by SP, is used to locate
1
the beginning and end of a block on the drum (Appendix A). The
following are the transfer equations governing the operation of the
counter, P. P is initially zero.
JPll P + 1 '!> P
JP2 I P + 1 !'Jo- P
JP3 P + 1--- P
SP 0 > p
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J.9
The sector control flip-flop, SC, is set by the SP follO\'1:i..ng the
HP and reset by the lIP.
To write information on the drwn, the following control is
needed: 1) A flip-flop, Q, whieh is set by the SeC-650 to enable
the initial transfer of the address word into the auxiliary memory
2) A flip-flop, H, to indicate that the address word has been re-
ceived and that a read or write cycle is about to begin 3) A
flip-flop, N, to separate the transfel'\ of the address word from
the data words ~) A dependent register, 6 F, to insure that prepara-
tions for writing or reading are made just priOlo to the actual
operation. A dependent register is a Boolean function of a register
or registers and is
5) A characteristic
generally realized with combinational networks.
function,6 p., of the counter P. A charactel'\-
J.
istic function, i\. (A) of a register, A, is one when the value of
J.
register A is i. 6) A flip-flop, R, to indicate that the trans-
fer of data is about to begin 7) A ready flip-flop, AK) to indicate
to the SCC-6S0 that the auxiliary memory is ready to accept a data
word 8) A control line from the D~1A controller, MRQIB, t<;J indicate
when the DMA controller has acknowledged the auxiliary mC2mOl'Y re-
7quest for data 9) A control line from the D~ffi controller, RW)
(specified in the sec literature as EXMRD\ffi) to indicate to the
auxiliary memOl.'y whether a read or write operation is to take place. 7
Prior to a transfer sequence, registers, Q,N,H,R,S,PT,AK, and G are
zero.
The auxiliary memory write transfer equations are as follows:
H . to . QIDMO-L(B) 1-N, l-H
F . N . P2 . "t2 IO-N, Bll-~S, f 2(B)- G, f 3 (B)--PT
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RW • F • H • SP11-R
R . APIO-AK, O--I3
R . MRQ1B . to IDMO--LCB) l--AK
R . CP t L(B)~L(DR), P(B)~DR12
R • APIO~AK, O~B
R . AP IO-AK, O---B
MRQ1B . to IDMO-------...L(B) l~AK
R . CpIL(B)-LCDR), PCB)--DR12
R • JP3\ O-""Q, O__H, O_R
O~G, O~PT, O~S.
The auxiliary memory read cycle is quite similar to the write
cycle previously described. Down to the point where the reading is
to take place, the operation of the D~1A controller and the address
selection circuits is identical with that of a write cycle.
The only additional timing required is a BP CB pulse) from the
drum (Appendix A), which is required to clock·the data from the drum
into a temporary storage register.
The buffer register, B, holds the data as it is read from the
drum until it can be accepted by the SCC-6S0. One additional flip-
flop, Z, is used to indicate a parity check failure on the drum
output data. Should this flip-flop become set, it must be manually
reset.
The control required for a read sequence is the same as for a
write sequence except that a control flip-flop, Y, is substituted
for control flip-flop, R. The purpose of Y is to indicate that a
21
tl~ansfer of information from the auxiliary memory to the SCC-6S0
is about to begin.
In a read sequence, the setting of flip-flop Q, and the selec-
tion of the proper group, pattern, and sector is accomplished in
the same manner as for a write sequence. Differences, however,
become apparent at this point. As the appropriate sector comes
under the read heads, the first data word is made available and is
clocked into register B, where the word is temporarily stored. A
memory cycle from the SCC-650 is then requested (AK=l). When the
request is honored, the data is transferred from B into the SCC-650,
and the request line is raised (AK==O). At this time, B is cleared
and the next data word is made available. The sequence is repeated
until 299 data words have been transferred. The auxiliary memory
is then reset and is again ready to execute another read or write
cycle.
The auxiliary memory read transfer equations are as follows:
H . to' QIDMO~B, I-N, l-H
F • N • P2 • t 2 0- N, BIl~S,f2(B)--"G
f 3(B)-~ PT, O~B
RW' • F • H • JPll1~ y
y . BPIDR~M
Y • CP\o-AK
Y • MRQIB • toIL(B)-DMI, l-B,O----B
. Z t. PI (B) + Z - Z
Y • BP IDR~B
Y • CP IO-~.AI<
Y • MRQIB . to \L(B)--:o-mu, I-AI<, O--'B, zt . PI CB) + Z-'Z
Y • JPIIO~H, O--""Y, O--.G, O~PT, 0-8, O-+Q.
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IV. ELECTRONIC AND t-:IECHANICAL DESIGN
There are certain func·tions which must be electronically designed
in order to physically implement the vrecec1ing logic design. One of
these is the conversion from the solid-state levels of the address
decoding circuits ancl the datu lines to the levels required by the
present vacuum tube wri·te circuits. Thi,s function could probably be
best implemented by vacuum tube circuits again in order to eljminate
the requirement for expensive high voltage transistors.
Another level conversion required will be from the external
SCC-650 levels (0 volts represents a logic 1 while +8 volts repre-
sents a logic 0)7 to the levels of the auxiliary memory. This could
be easily done wi-th transistors.
The present read circuits should be replaced with transistor
circuits, although the present read concept can be easily retained.
A b10ck diagram of the present circuit is shown in Figure 5.
Each block of Figures 6 and 7 represents a particular circuit
function, each consisting of a single vacuum triode plus any
necessary capacitors of a single vacuum triode plus any
necessary capacitors and biasing resistors. The functions depicted
are inverters, INXXX; cathode followers, CFXXX; and power drive
circuit, PWXXX. There are p~esently five of tile write circuits shown
in Figure 6. 5 With the modifica·tions shown i.n Figu~e 7, the addition
of a second IN503 a.nd an CF5D3,5 this circuit can be mad.e to write
bllO of the 13 bits of a data word. Thus, three more circuits like
that below line Ali of Figure 7, would be required. The data line in-
put to the circuit of Figure 7 would be tIle output of a level converter,










































figure 7. Suggested Write Circuit Diagram
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In all cases, available parts, such as filament transformers,
p O\ver supply tr'ansformers , filter capacitors, etc., should be used
from the present IBM-650 system where possible.
Some mechanical features of the present IBM-650 system should
be l'etained. The automatic oiler, which periodically provides an
oil fog to the drum bearings should definitely be retained. Also
a blmver for forced air cooling of the write circuitry will be
necessary.
The next effor't in the realization of the described auxiliary
memory should be to verify the operation of the drum in the simultan-
eous writing of 13 bits of information. It may be possible tha't
adjacent hc~ads cannot be used to write simultaneously without inter-
action. This matter could be easily remedied by separating the
columns of a pattern. Before further time is spent on the actual
design of the auxiliary memory, the detailed operation of the DMA
controller should be verified. It is hoped that Scientific Control




Thl'ee methocls for providing additional bulk storage for the
SCC-650 di.gital computel' through the use of the available IBM-650
system have been presented and evaluated. The primary basis for
the chosen approach was cost.
The ensuing logic design was developed on the basis of an
available DMA controller for the SCC-6S0 and resulted in the trans-
fer equati.ons necessary to implement the memory interface tillit.
Again, it should be noted that if the cost of solid-state write
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Timing Pulses Required from the IBM-GSO Drum
Timing pulses are necessary to locate the different address-
able areas of the drwn and to place individual words on the drum.
Those which mus-t be available from the drum are the HP (home pulse),
the SP (sec"tor pulse), the AP (A pulse), the CP (C pulse), and the
JP (J pulse) .
The time relationship of these pulses is shown in Figure 8 and
Figure 9, assuming the drum makes one revolution every 4.8 msec.
All of the pulses in Figure 8 and 9 are u~o ~sec. wide ex-
cept the BP which is one usec. wide. In addition, the BP need not
specifically be genera"ted from the drum, but can be derived from
the trailing edge of an AP. The block diagram of a circuit which
might be used to generate and shape the pulses is shown in Figure 10.
Timing presently available from the drum is located as follows.
HP First head from pulley end - Row 2
AP First head from pulley end - Row 1
An inverted signal from the AP track gives information for a
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Hethod used In Placing Timing Information on the IBM-6S0 Drwn
The connection of Figure 11 allows the observance of either the
reference track or the track being generated. Pulses are placed on
the track not being observed when switch B is closed. A counter is
a valuable aid in accounting for the number of pulses already on the
track.
In using the circuit shown in Fib'1.1re 1.1., a position on the drum
can be found with respect to either the reference track or the HP.
The reference track can be observed by depressing switch A. Various
positions on the dl'UJn are found by varying the amount of delay
generated by the delayed sweep generator of the oscilloscope. The
delayed sweep outPU"t pu.lse from the delayed sweep generator is used
as the writing pulse. The actual writing on the generated track is
performed by depl'essing switch A and then switch B. Switch B must
then be released before switch A or writing will be performed on the
reference track.
It should be noted that the writing circuits used in this appen-
dix are not the same as dC!scribed in the body of this paper. A block
diagranl of these circuits can be found in ReferenCE! 5, page II-63.
Before any of the present timing tracks are modified, it is
~trol~ly advised that some experimentation be performed in order to

























INPUT TO BUFFER STORAGE WRITE CfRCUIT
OUTPUT FROM READ ONLY CIRCUIT
HEAD OF TRACK TO BE GENERATED
HEAD OF REFERENCE TRACK
OUTPUT FROM BUFFF. R STORAGE WRITE
CIRCUIT
INPUT TO READ ONLY CIRCUIT
TYPICAL 'CONNECTION
POINTS
(C) 7Q-8 AND GROUND
(D) 5B-9 AND GROUND
(E) 4U-8 AND GROUND
(F) PINS I AND 2
(G) Pl NS I AND 2
(H) JACKS 4 AND 5
(J) 1/ V- 3 AND GROUND
Figure 11. Circuits Used to Place Timing Information
on the IBr-1-650 Drum
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APPENDIX C
Estimated Parts Cost to Implement the
Logic Design for the Auxiliar'y ~lemory
The following list is an estimate of the parts cost to imple-
ment the logic design presented in the body of this paper. The
COS"t of the logic functions is placed at $1. 00 per curd based on
logic cards presently available in the Electrical Engineering
Department of the University of' Missouri at Rolla. Power supply
and level converter costs are based on using such parts as trans-
forme]~s, vaCUlun tubes, etc., from the present IBM-650 system.
Those parts marked with an e·') are available from the Computer
Control Corporation, Inc., Framingham, ~1assachusetts.
ITEM
*Mounting rack, CCC PIN BL-33, 2 each
Logic cards, 35 each
Logic power supply, 1 each
Write circuit power supply, 1 eaeh
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